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Ultra-wideband (UWB) impulse radios show strong advantages for the implementation of low-power transceivers. In this paper,
we analyze the impact of CMOS technology scaling on power consumption of UWB impulse radios. It is shown that the power
consumption of the synchronization constitutes a large portion of the total power in the receiver. A traditional technique to reduce
the power consumption at the receiver is to operate the UWB radios with a very low duty cycle on an architecture with extreme
parallelism. On the other hand, this requires more silicon area and this is limited by the leakage power consumption, which
becomes more and more a problem in future CMOS technologies. The proposed quantitative framework allows systematic use of
digital low-power design techniques in future UWB transceivers.
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1. INTRODUCTION
UWB impulse radios are good candidates for low-power ra-
dios in sensor networks [1]. They oﬀer lower power commu-
nication due to higher levels of integration and duty cycling,
and the ability to do ranging [2]. In this paper, we focus on
power consumption aspects of integrated UWB impulse ra-
dios.
One possible solution to reduce the power consumption
for the generation of the UWB signals is to gate an oscillator
in the transceiver [3]. Hardware parallelism is employed in
order to process ultra-short pulses in the baseband and to re-
duce the A/D converter (ADC) sampling frequency. In [4] a
low-power reception is achieved using baseband gain blocks
feeding a time-interleaved bank of low-resolution ADCs. Im-
portant drawbacks of employing this parallelism in these ar-
chitectures are the high cost and more power consumption
as a result of increasing number of transistors to realize the
system. Increasing number of transistors also makes the ar-
chitecture more vulnerable to technology scaling. Therefore,
it is important to analyze such tradeoﬀs in area and power
at the system level and to evaluate the benefits of technology
scaling for having a low-power architecture with a well par-
tition between the analog and the digital part.
First attempts to partition the analog and digital part to
reduce the power consumption are described in [5, 6]. In
these architectures, the correlation takes place in the ana-
log part of the receiver. In these architectures, the carrier-
based pulser serves as the transmitter RF front-end and as the
template generator for the analog correlation in the receiver.
However, these architectures rely on extreme parallelism to
perform the acquisition. Therefore, for the acquisition algo-
rithm, amore serial approach is necessary to reduce the hard-
ware complexity. In this case, the architecture should rely on
eﬃcient pipelining schemes in order to keep the preamble
size short enough in order to assure that the clock drift spec-
ifications are met.
The paper compares the power consumption of two ex-
treme impulse UWB radio architectures: (1) an architecture
that fully utilizes a high sampling rate to fully process UWB
pulses in a more parallel baseband; and (2) an architecture
that utilizes analog preprocessing while the symbol corre-
lation is done at the baseband. For this purpose, the pa-
per has chosen two silicon implementations where each well
represents each of these extremes. The experimental results
demonstrate that the latter architecture is more power eﬃ-
cient than full-digital architectures especially at lower data
rates.















Figure 1: Quadrature correlation receiver architecture.
The paper is organized as follows. In Section 2, we de-
scribe the architecture of the UWB transceiver. In Section 3,
we present the hardware complexity breakdown of the UWB
digital baseband. In Section 4, we present our numerical re-
sults in order to demonstrate the impact of CMOS tech-
nology scaling on the UWB digital baseband. Finally, in
Section 5, we draw conclusions.
2. UWB TRANSCEIVER ARCHITECTURE
2.1. Transmitter
In the transmitter, the incoming data bits are spread with a
length-Ns code for code division multiple access and/or for
smoothing the spectrum of the transmitted signal. This code
is typically a pseudorandom cyclic code (PN code). Then
the coded sequence enters the pulser, which consists of three
modules: PPM/BPSK modulator, pulse generator, and pulse
shaper, which is responsible for making the pulse compliant
to the FCC spectrum requirements.
As part of the UWB transmitter, in [6], we have demon-
strated an integrated 0.18 μmCMOSUWB pulser employing
a triangular pulse shaping. The measurements indicate that
the pulser consumes only 2mW burst power for a pulse rep-
etition frequency (PRF) of 40MHz.
2.2. Receiver
The architecture of the receiver is given in Figure 1. This ar-
chitecture has been introduced in [6, 7]. After giving a short
introduction about the architecture, we will further elaborate
the power consumption of individual modules of the archi-
tecture in addition to the information given in [6]. Theo-
retical details about bit-error-rate (BER) of this architecture
under diﬀerent channels are described in [8].
The quadrature receiver can be used for both coher-
ent and noncoherent modulation schemes. For BPSK, the
quadrature cross-correlation is required to coherently com-
bine both branches. For PPM, both branches are employed to
extract all energy from the signal. However, for PPM, a cor-
relation must be done at each possible position of the pulse
(2 positions for binary PPM).
The receiver allows the digital baseband to operate at PRF
as suggested in [5, 6]. Therefore, the power consumption of
the digital baseband is significantly reduced. Also further
power reduction is achieved by the fact that all analog blocks
as well as the ADCs operate in a duty-cycle fashion within
a single pulse frame. These duty-cycle windows should be
properly set by means of the synchronization modules in the
baseband through the duty-cycling and clock generation cir-
cuitry (see Figure 1).
Although the digital signal processing rates have been
significantly reduced and duty-cycling operation reduces the
operation time of analog blocks, the synchronization still re-
mains as a big challenge for a low-power receiver, which will
be described in the next sections.
2.3. Duty-cycling and clock generation
The duty-cycling circuitry is responsible from the generation
of multiphased signals that enable/disable the operation of
the analog blocks in a certain time window. The duty-cycling
circuitry can be realized by cascading two delay lines (DLs)
serially, the first for the PPM delay and the second for setting
the required time window(s) for the analog block(s) under
consideration. The input to the timing circuitry is the system
clock, which has the same frequency as that of the pulses. The
system-clock generation circuitry is composed of a fractional
phase-locked-loop (PLL) and two DLs, one for the coarse ac-
quisition and the other for the tracking.
Coarse acquisition deals with the recovery of the ini-
tial phase of the clock. The coarse acquisition should allow
enough accuracy and cover full frame duration. A bias volt-
age controls each unit delay. The bypass switches between
each delay element allow a digital control on the overall delay
value of DL.
Tracking deals with the compensation of small fre-
quency/phase drifts of the clock in order to maximize the en-
ergy of the received data. In this mode, through a closed-loop
control system, the frequency and phase drifts are handled by
the PLL and the fine DL, respectively.
2.4. Digital baseband for the receiver
The architecture of the digital baseband is given in Figure 2.
It is responsible from the following operations:
(i) bit-level synchronization,
(ii) coarse acquisition for timing oﬀset compensation,
(iii) code-level synchronization,
(iv) phase oﬀset compensation for the I and the Q branch-
es in the constellation (only for BPSK),
(v) tracking to compensate phase/frequency drifts.
During acquisition the correlator is utilized in a cyclic fash-
ion to compute the correlations for every possible alignment
of the PN code. Each correlation result from this computa-
tion is compared to the estimated noise level through a two-
step comparison. For every delay oﬀset the correlation com-
putations and the comparison are iterated. From correlations
computed for every code sequence, the global maximum is
selected in order to estimate the required delay oﬀset to syn-
chronize the phase of the receiver clock to that of the incom-
ing pulse.











































































Figure 2: The architecture of the digital baseband.
For PPM, since the correlation is performed on the dif-
ference of the energies of two diﬀerent PPM locations, we
only need one correlator. On the other hand, for BPSK, we
need two correlators (for both I and Q branches) since the
carrier phase φ of the received BPSK pulse with respect to
the I branch is unknown. In this case, we recombine the two
correlation outputs afterwards.
The acquisition is costly in terms of hardware and com-
putation time where we have to compute all possible code
rotations. Therefore, the acquisition is more power consum-
ing than the data reception. For a code length of Ns, the ac-
quisition mode requires 2·Ns · Tp/Δtc steps, where Tp is the
inverse of PRF, and Δtc is the unit delay used for setting the
delay oﬀset. For a typical UWB system, we have Ns = 32,
Tp = 30 nanoseconds, and Δtc = Tm/2 ∼=1 nanoseconds,
where Tm is the pulse duration. So with these values, the re-
ceiver needs 960 clock cycles to estimate the delay oﬀset of
the received pulse. If the code is repeated for each delay oﬀ-
set in order to achieve a desired SNR level, then these cycles
should be multiplied by this repetition factor. Once the de-
lay oﬀset of the pulse is compensated, the incoming data is
aligned with the PN code. By means of this alignment, the
correlator can then keep the data in its buﬀer for Ns cycles.
The data from the S/P converter is loaded into the correlator
buﬀer once every Ns cycles.
The proposed solution for acquisition is based on a serial
approach. By means of a word-serial architecture and eﬃ-
cient pipelining, one does not need to increase the pream-
ble size as the symbol phase and the timing oﬀset are con-
currently compensated by means of one symbol per each de-
lay step. On the other hand, there is a significant tradeoﬀ in
hardware parallelismwhen amore parallel approach is taken.
In this case, the hardware complexity will significantly in-
crease since the sliding correlator is the dominant module
in power consumption.
For BPSK, we need to perform one more step before the
data reception. This step is the estimation of the carrier ro-
tation phase φ. The rotation phase is estimated by using the
correlation results of the I and Q branches. This is tradition-
ally done by a CORDIC module [9].
The final step of the synchronization is the reception of
the end-of-preamble (EOP) sequence. After this step the re-
ception starts.
3. HARDWARE COMPLEXITY BREAKDOWN
In this section, we will explore the hardware and computa-
tional complexities of the receiver. In Section 4, these two
figures are then transformed to area and switching activity
data to compute the dynamic and leakage power consump-
tion (LPC) of the receiver.
The hardware complexity of a module is defined as its
gate equivalent area. The computational complexity of a
module is defined in either of the two following figures: (1)
total number of accesses to that module, and (2) total dura-
tion of accesses to that module. The former figure is typically
used for digital circuits while the latter is typically used for
analog circuits. In fact, the power consumption of a digital
module is directly proportional to the multiplication of the
hardware complexity with the computational complexity of
that module. The power consumption of an analog module
is directly proportional to the multiplication of the average
current with the computational complexity of that module.
Tables 1 and 2 list the hardware/computational complex-
ities, respectively, of the modules that significantly aﬀect the
receiver power consumption. Table 3 lists the description of
the parameters used in the tables together with some typical
values [1].
The synchronization circuits in the receiver should al-
ways be active even when there is no real data in the chan-
nel. During this time, the other circuits in the receiver can
be powered down until the synchronization is achieved. So
in this case, the synchronization circuits do not really benefit
from the control of the burst rates. On the other hand, the use
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Table 1: Hardware complexity of the modules.
Module Number of FFs Comb. complexity Iavg (mA)
2xCorrelators 2 · (Ns · Ba +Ns/4 · Ba) 2 ·Ns · [Ba]-bits (add + neg + 2·mux) —
2xS-P Converters 2 ·Ns · Ba 2 ·Ns · [Ba]-bits (mux) —
Mixer + LNA — — 8.82
LO — — 13.5
Analog BB — — 3.24
ADC — < 100 gates 0.8× 2Ba−4
Coarse DL log2(Nc) Nc coarse dels —
Fine DL log2(Nf ) Nf fine dels —
Max detect (5) 5 · (Ba + log2(Ns)) 5 · [Ba + log2(Ns)]-bits (cmp) —
Noise est. (2) 2 · (Ba + log2(Ns)) 2 · [Ba + log2(Ns)]-bits (add + sh + mux) —
Phase com. (1) 3 · Ba 3 · [Ba]-bits (mux) + 2 · [Ba]-bits (sh + add) —
Square ops (4) — 4 · [Ba]-bits (mult) —
del: DL unit cell, add: adder, neg: negation, mux: multiplexer, cmp: comparator, sh: shifter, mult: multiplier, BB: Baseband.
+These values are the measured average current for circuits realized in 0.18 μm CMOS and operating at 20Mpulses/s [7].
Table 2: Computational complexity of modules during a single
burst.







S/P converter (2) Nt —
Analog blocks — 2 · Tm/Tp · Tt
Coarse DL Nt —
Fine DL Nt —
Max detect (5)
2 ·Ns · Tp/Δtc/5
+3 · Tp/Δtc/5 —
Noise estimation (2) Nn ·Ns —
Phase compensation (1) Np · Ba —
Square ops (4) Nt —
∗ The factor log2(Ns/4) in the number of cycles comes from the 4-bit
grouping of the correlator bits in order to reduce the number of pipelining
stages, in this case by a factor of 4, for the additions.
of a low-complexity wake-up radio circuit [10] and/or time-
division multiple access (TDMA) schemes enables a power-
down mode for the synchronization circuits, but not at the
extent for the other blocks in the receiver.
From the tables, we conclude that the power consump-
tion of the receiver is dominated by those of the analog mod-
ules and of the correlators and the S/P converters.
4. IMPACT OF TECHNOLOGY SCALING ON THE
POWER CONSUMPTION OF UWB DIGITAL
BASEBAND
In this section, we present the impact of technology scaling
on the power consumption of impulse radios using the In-
ternational Technology Roadmap for Semiconductors (ITRS
2004 edition) parameters.
Table 3: Parameters and their typical values.
Param. Description Typical
Ns Word-length of the code sequence 32
Ba Resolution of ADC 4
Nc( f ) Number of coarse (fine) delay cells 256
Tm Pulse duration 2 ns
Tp Duration of the pulse frame 50 ns
Δtc Delay value of the coarse delay cell 1 ns
Np Number of codes for the phase rotation 16
Nh Number of codes for the header detection 16
Nd Number of data symbols 2 K
Nn Number of cycles for the noise estimation 512
Nt Total number of clock cycles in a single burst 83 008
Tt Duration of a single burst 4.15ms
4.1. CMOS scaling
The semiconductor industry today uses diﬀerent scaling
schemes for the dimensions and the voltage [11], namely, by
scaling factors α(> 1) and β(> 1), respectively. ITRS roadmap
oﬀers several device options such as high-performance logic
(HP), low-operating power (LOP), and low-standby power
(LSP) in order to cover a wide range of applications that have
diﬀerent requirements for speed and/or power eﬃciency.
The drain current of a transistor is an important variable
in the dynamic power consumption (DPC) of a transistor.
In order to evaluate how scaling aﬀects the drain current of
a transistor, we assume that a transistor of a switching gate
stays in velocity saturation. For short-channel devices, the
saturation current IDSAT shows a linear dependence on the
gate-source voltage VGs:





where υsat is the saturation velocity for the electrons/holes.
Its value is 105 m/s for both electrons and holes. Cox is the
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Table 4: Scaling consequences on CMOS circuits.
Scaling variables Scale factor
Gate dimensions-L,W , tox,wn 1/α
Supply, threshold-VDD,VT 1/β
Single gate eﬀects —
Electric field-E α/β
Gate (Die) area (W · L) 1/α2
Oxide capacitance-Cox = 1/tox α
Gate capacitance-Cg = Cox ·W · L 1/α
Drain current-IDSAT = Cox ·W ·V 1/β
Gate delay-Tg = VDD · Cg/IDSAT 1/α
Current density-IDSAT/GateArea α2/β
Power density-IDSAT· V/ GateArea α2/β2
Power-delay product of gate 1/ [β2α]
Power consumption at IC level —
Dynamic power-Pd = IDSAT ·V · A · u · f A · u/β2
Leakage power-Ps = IDSAT · exp
[−VT/(n · k · T/q)] ·V · A A · exp[−cβ]/β
2
A: hardware complexity in number of gates.
u: average number of activities per clock cycle.
f : clock frequency.
gate oxide capacitance.W is the width of the transistor. VT is
the threshold voltage. VDS,SAT is the drain-source voltage at
the onset of saturation. From this equation, we see that the
drain current scales with the factor β, due to the direct mul-
tiplication of Cox (scales with α), W (scales with 1/α), and
VDD (scales with 1/β) in (1). The propagation delay time of
the circuit reduces by 1/α.
Table 4 summarizes the impact of technology scaling on
the speed, the area, and the power of digital integrated cir-
cuits (ICs). In the table, the hardware complexity in number
of gates (A) can be derived using Table 1 while the average
number of activities per clock cycle (u) can be derived by the
ratio of the total number of accesses to the total number of
clock cycles where these figures are given in Table 2. The con-
stant c in the exponential of the leakage power refers to the
term n · k · T/q, where k · T/q is the thermal voltage (25mV
at 25◦C) and n is a constant, typically between 2 and 3.
4.2. Technology scaling impact on the UWB radio
In this section, we will illustrate the impact of CMOS tech-
nology scaling on the power consumption of the UWB digi-
tal baseband receiver introduced in Section 2. For each tech-
nology node, the power components of the digital modules
were computed using the formulas defined in Table 4 and us-
ing the parameters of ITRS roadmap (for 90 nm, 65 nm, and
45 nm) [11] and the existing technologies (for 180 nm and
130 nm). The results are shown in Table 5.
For the ADC, the power computations were computed
using the figure-of-merit (FoM) presented in [12]. It is based
on keeping the bandwidth of ADC the same for the new tech-
nology. In this case, gm/Cload(= gm/Cgate) should be kept con-
stant, where gm is the transconductance of the device and
Table 5: Eﬀect of scaling on the power consumption of the UWB
digital baseband using the ITRS parameters. For each component
the table shows relative factors of change with respect to the leakage
power of the receiver implemented using a LOP logic in the 180 nm
technology node.
Low-operating-power (LOP) logic
180 nm∗ 130 nm 90 nm 65 nm 45 nm
DR 7315 2705 1192 693 551
DC 7080 2599 1142 663 536
LR 1 2.72 8.00 7.09 5.90
LC 0.86 2.36 7.04 6.33 5.31
Low-standby-power (LSP) logic
180 nm 130 nm 90 nm 65 nm 45 nm
DR 3908 2067 1603 966 879
DC 3703 2000 1548 934 862
LR 67e-3 61e-3 43e-3 56e-3 82e-3
LC 58e-3 53e-3 38e-3 50e-3 74e-3
D: Dynamic power. L: Leakage power. R: Receiver. C: Only correlators +
S/P converters.
∗ 180 nm column in LOP logic refers to HP logic due to lack of data for
LOP logic.
Table 6: Impact of technology scaling on the power consumption
of UWB impulse radio when Rp= 24% (formixer + LNA+ LO), Rp=
4% (for others), Rr= 16%, Rb= 100%, Rt= 0.85% (no utilization of
sleep transistors).
180 nm 130 nm 90 nm 65 nm 45 nm
DD [μW] 20.51 7.53 3.31 1.92 1.55
DL [μW] 0.41 1.13 3.31 2.94 2.44
D [μW] 21 9 7 5 4
A [μW] 54 36 27 24 21
Total [μW] 75 45 34 29 25
DD/DL 49.5 6.7 1.0 0.7 0.6
A/D 2.6 4.2 4.1 4.9 5.3
EPP [pJ] 0.55 0.33 0.24 0.74 0.62
EPB [pJ] 17.5 10.4 7.8 6.7 5.8
DD: digital dynamic power, DL: digital leakage power.
D: total digital power, A: total analog power.
EPP: energy per pulse, EPB: energy per bit.
Cgate is the input capacitance of the gate driven by ADC. In
this case, the ADC bandwidth benefits from the technology
scaling. For the rest of analog blocks, we employ voltage-level
scaling while for themixer and template generator we employ
an additional scaling which is based on linearly scaling the
power consumption when the center frequency is increased.
We have realized and measured the analog front-end in an
integrated circuit in 0.18 μm CMOS [7]. In order to study
the impact of scaling on analog modules, we use the mea-
sured power consumption of the 0.18 μm front-end and em-
ploy analog CMOS scaling on these results.
For the combinatorial and flip-flop gates, the power con-
sumption of a single gate has been calculated for the 180 nm
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Figure 4: Impact of technology scaling and duty-cycling on the
power consumption of impulse radios.
node. Then these values are then scaled with the scaling ra-
tios determined by the ITRS roadmap parameters in line with
the formulas in Table 4 in order to compute the power con-
sumption for the target technology node. We have assumed a
switching factor of 0.3 for the combinatorial gates of a mod-
ule when it is activated. We also assume that the clock of a
module is gated when a module is not accessed. But no par-
ticular power gating is done when a module is not accessed
during the burst due to the fact that the states of that module
should be preserved also when they are not accessed. There-
fore, the LPC occurs during the entire burst duration.
For the delay lines, the DPC with technology scaling does
not decrease at the same rate as of the other digital module.
This is because the number of gates constituting every de-
lay step should be increased in an eﬀort to keep the unit de-
lay value fixed. Through all technology nodes, the clock fre-
quency (which is PRF) has been kept fixed since the channel
as well as the FCC regulations determine PRF. As can be seen
from Table 3, we have chosen this frequency as 20MHz. Note
that further reduction of the DPC is possible by reducing the
supply voltage well below that of the target technology node
and also by optimizing the architecture by exploiting the fact
that the gates can switch faster in the target technology node.
For the sake of brevity, we assume that the architecture stays
the same and we do not use a supply voltage below that of the
target technology.
4.3. Results and suggestions
Technology scaling and duty-cycling have an important ef-
fect in the total power consumption of a burst-mode radio.
Possible duty-cycling cases are
(1) pulse-duty cycling: Rp = (TDuty0 + TDuty1)/TFrame,
(2) preamble/burst: Rr = TPreamble/TBurst,
(3) burst-duty cycling: Rb = (TBurst1 + TBurst2)/TFrame,
(4) time-slot-duty cycling: Rt = TActive/(TActive + TSleep).
The variables are illustrated in Figure 3. The impact of these
parameters on the power consumption of analog and digital
components is illustrated in Figure 4.
Table 6 shows the power consumption results to illustrate
the impact of technology scaling and duty-cycling on power
consumption of impulse radios. In the digital part, the DPC
of the S/P converters is much higher than that of the corre-
lators. This is because the S/P converters are utilized much
more than the correlators during the burst duration. The re-
sults for LOPL in 90 nm indicate that for burst rates (Rt) be-
low 0.85%, the leakage power becomes comparable to the dy-
namic power. The results indicate the energy-per-bit could
be reduced by a factor of three when the same radio is imple-
mented in 45 nmCMOS rather than 180 nmCMOS. Our nu-
merical results show that the DPC of the digital part during
acquisition mode is 70%more than the one during reception
mode.
In [13] the measured power consumption figures for a
180 nm UWB receiver with the same functionality but re-
lying on four-phase sampling of the full UWB pulse frame
are 86mW for four ADCs operating at 300MHz and 75mW
for digital signal processing (DSP). The DSP synchronizes
3.3 nanoseconds-wide UWB pulses with a PRF of 6MHz and
with a code length of 31. The comparison of these reported
values for the UWB receiver in [13] and our numerical re-
sults show the significance of reducing the digital sampling
rate down to PRF on the power consumption of the UWB
receiver. As presented in this paper, this is achieved by analog
preprocessing of UWB signals as well as employing a serial
approach for acquisition.
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The proposed digital backend proposes a better volt-
age/speed tradeoﬀ and less silicon area as compared to full-
digital architectures. For instance, we can have transistors
with a higher Vt and/or reduced voltage operation to fur-
ther reduce the power consumption since the required op-
erating frequency for the digital backend is much lower. Ar-
chitectures that utilize full-digital sampling require clock fre-
quencies up to GHz levels in order to sample short UWB
pulses. Therefore, these architectures should employ much
more parallelism to relax the speed constraints. However, this
increases the silicon area therefore the leakage. Technology
scaling brings a reduction in DPC unless the solution should
be well scalable. This could be much easier when there is
more freedom in performance constraints.
With respect to multipath channels, the proposed low-
complexity one-tap analog receiver targets at finding the
maximal-energy position in the channel response. De-
spite the fact that some channel responses can last 10 to
50∼nanoseconds, most of the energy is concentrated in the
first taps, making the gain limited to a few dB for all but very
rich scattering scenarios [14]. On the other hand, the power
consumption becomes much lower as demonstrated in this
paper.
5. CONCLUSIONS
We have analyzed the evolution of the power consump-
tion of optimally partitioned mixed-mode impulse UWB
transceiver with ITRS 2004 roadmap parameters. It is con-
cluded that the leakage power consumption is going to be-
come important in low-power UWB receivers with CMOS
technology scaling. In order to prevent this, an architecture
that utilizes analog preprocessing with symbol correlation at
the baseband is shown to be a better alternative than an ar-
chitecture with full digital signal processing of UWB signals.
It was also shown that relying on only simple CMOS scaling
rules to reduce the power consumption has shown to be not
suﬃcient enough. By knowing the significance of individual
contributions, a designer could decide on design techniques
to tackle static and dynamic power consumption on top of
CMOS scaling for enabling future low-power UWB radios.
A roadmap analysis of the power consumption of the
front-end shows that the power consumption of analog part
scales down by a factor of 2.6 when the same circuits are re-
alized in 45 nm CMOS rather than 180 nm CMOS.
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